Count/Store Assembly (638-6063-001)



instructions

Collins Telecommunications Products Division

523-0769218-001211 1 January 1979

Printed in USA

1. DESCRIPTION

The Count/Store Assembly 638-6063-001, shown in figure 1, is a two-layer circuit board using a ribbon-type cable connector. The count/store assembly consists of the following functional circuits: 500- to 600-Hz oscillator, divide-by-64 divider, frequency change rate counter, frequency change rate storage register, dial lock circuit, and an up/down change control.

1.1 Optical Tuning Switch Assembly (610-2150-001)

The Optical Tuning Switch Assembly, Collins part number 610-2150-001, shown in figure 2, contains two boards, a lens ring, and a control knob. The emitter board contains a photoemissive device, the detector board contains a photosensitive device, and a lens ring coupled to the control knob separates the two boards. The detector board contains two clock generators to develop an up/down signal and a rate change signal.

2. PRINCIPLES OF OPERATION

2.1 General (Refer to figure 3.)

The count/store assembly receives two clock signals which are frequency direction phase-shifted, a local enable input, a dial lock input, and a clock inhibit input; and provides fire bcd rate control outputs and an up/down signal output.

The optical tuning switch assembly provides two output clock signals. The directional that the control knob (front-panel TUNING knob) is tuned determines the phase-relationship of the clock signals.

(To Be Supplied)

Count/Store Assembly Figure 1

(To Be Supplied)

Optical Tuning Switch Assembly Figure 2

2.2 Up/Down Control

When the front-panel TUNING knob is tuned in a clockwise direction, clock B leads clock A; thus, clock B is positive when the positive going edge of clock A appears. U6A is set by the logic 1 at U6A-D when U6A is clocked and provides a logic 1 up/down (up) signal to U4-D2.

When the front-panel TUNING knob is turned in a counterclockwise direction, clock A leads clock B; thus, clock B is negative when the positive going edge of clock A appears. U6A is reset by the logic 0 at U6A-D when U6A is clocked and provides a logic 0 up/down (down) signal to U4-D2.

2.3 Rate Control

Rate control outputs are controlled by the frequency with which clock A pulses are applied to the count/store assembly. Clock A pulses are supplied through clock gate U11D, count/store inhibit gate U10C, and applied to the oscillator/clock-window circuit. Clock-window gate U11B is enabled at an 8- to 10-Hz rate with a 100- to 120-ms pulse. During the elapsed time (100 to 120 ms) of the clock window, the rate counter U2 counts the number of clock pulses until the clock window is removed. The output of counter is coupled through storage register U3/U4 to the rate outputs.

The rate that pulses can be applied using the optical tuning switch assembly is 0 to approximately 270 Hz. (There are 90 pulses applied per rotation of the control knob, and maximum rotation speed is approximately 3 turns per second.)

Clock gate U11D provides an output pulse only when a logic 1 input is first applied. If a steady logic 1 or logic 0 input was applied, the output of U11D would go to logic 1 after the RC time constant of R1-C1 had elapsed. This device causes a logic 1 output to be supplied from U11D with any fixed logic level input.

Count/store inhibit gate U10C prevents clock pulses from being applied if: (1) +5-V dc power has just been applied, (2) +5- and +15-V dc power is up to power, (3) a dial lock signal is applied, and (4) a clock inhibit signal is applied. When all of the preceding conditions are initiated, U10C is enabled and U3/U4 is enabled.

When U10C is enabled, clock pulses are supplied through U10C to U7D (rate window gate) and U11B (rate count gate).

In the inactive state (no clock pulses applied), the following conditions are set up in the rate window and rate count circuits. U9 count is latched; that is, count 64 at Q7 is logic 1 which inhibits counter oscillator gate U10A and prevents further counting of U9. U8D output is logic 0 which causes U10B output to go to logic 1, enabling U7D (rate window gate) to receive a clock pulse. The logic 0 U8D output also causes output of U10D to go to logic 1 setting U6B. The output of U6B goes to logic 0 and U7C goes to logic 1, enabling reset gate U1B. The logic 1 output of U10D also resets rate count of U2 to 0.

When clock pulse is applied to U7D, it is transferred through U7D and U1B and resets U9. The output at U9-Q7 goes to logic 0, and counter oscillator gate U10A is enabled; U9 is clocked (and counts) at a 500-to 650-Hz rate through 64 counts. While counter U9 is counting through 64, a clock window is developed by U8D and U11B which allows input clock pulses to be applied through U11B and U5C to U2. Up to 31 counts can be applied to U2 in this window before clock inhibit gate U5C is inhibited by AND gate circuit (U5D, U1A, U1C). When 64 clocks are received by rate window counter U9, the rate window and rate count circuits are reset and the count starts over from 0.

3. TESTING/TROUBLESHOOTING PROCEDURES

3.1 Test Equipment and Power Requirements

Test equipment and power sources required to test and troubleshoot the count/store assembly and the optical tuning switch assembly are listed in the maintenance section of this instruction book.

3.2 Testing

The test procedures in table 1 check the total performance of the count/store assembly. The test procedures in table 2 check the total performance of the optical tuning switch assembly. These test procedures permit isolation of a fault to a specific component or circuit when the results are used with the schematic to circuit trace the fault.

TPA-0797-015

3/4




Table 1. Count/Store Assembly, Testing and Troubleshooting Procedures.

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
1. Setup	In these testing and troubleshooting procedures, two TTL logic level, square wave pulse train inputs to the count-store assembly (clock A and clock B) are required. The two pulse trains must be displaced by 90 ±20 degrees, with clock A lagging clock B for an up count, and clock A leading clock B for a down count. Circuits to generate the two square wave pulse trains may be incorporated into a test fixture so that only a single external pulse generator is required. a. Remove top and bottom cover of unit containing the count/store assembly that is to be tested. b. Disconnect P13 that connects count/store assembly J4 to optical tuning switch		
	Upon completion of count/store assembly testing, reconnect P13 and J4. c. Set unit LINE SELECTOR for power source available (100/115/215/230 V ac). Note Ensure that proper fuse is installed for power source used. d. Connect unit to available power source.		
2. Initial checks	a. Front-panel controls set as follows: PWR to on. CONT to LCL. MODE to any. BANDWIDTH to any. DIAL to LOCK. BFO to FIX. AGC to FAST. RF GAIN to full cw. b. Measure dc voltages between the following points and ground (TP1): J2-10 J2-16 J4-1	+15 ±1.0 V dc. +5 ±0.5 V dc. +5 ±0.5 V dc.	Check associated power supply.

Table 1. Count/Store Assembly, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
3. Count window oscillator	a. Front-panel controls set as follows: PWR to on. COUNT to LCL. MODE to any. BANDWIDTH to any. DIAL to FINE. BFO to FIX. AGC to FAST. RF GAIN to full cw.		
	b. Connect clock A, set at 25 Hz, to J4-3 ' (clock A, count) and clock B, set at 25 Hz, to J4-5 (clock B, up/down).		1
	c. Measure the count window oscillator frequency at U7B-4.	545 to 665 Hz	Check U7A, U7B, and associated circuit.
	d. Measure pulse width of count window at TP2.	120 to 100 ms.	Check U11D, U10C, U7D, U1B, U10A, U9, and associated circuits.
	e. Remove clock A and clock B inputs from J4-3 and J4-5.		
	f. Measure voltage level at TP2.	NLT +3.0 V dc.	Same as step 3.d.
4. Counter weight	a. Front-panel controls set as follows: PWR to on. CONT to LC L. MODE to any. BANDWIDTH to any. DIAL to FINE. BFO to FIX. AGC to FAST. RF GAIN to full cw. b. Connect clock A, set at 25 Hz to J4-3		
	 (clock A, count) and clock B, set at 25 Hz, to J4-5 (clock B, up/down). c. Vary the input clock frequency and measure the input frequency required to maintain a steady logic 1 (NLT +3.0 V dc) output on only one of each of the counter weight outputs. J2-38 (rate 1) J2-37 (rate 2) J2-47 (rate 4) J2-49 (rate 8) J2-45 (rate 16) 	33 to 45 Hz 67 to 83 Hz 135 to 165 Hz 270 to 330 Hz 540 to 660 Hz	If test 3 is okay, check U8D, U15B, U5C, U2, U3, U4, and associated circuits.

Table 1. Count/Store Assembly, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
5. Up/down direction	a. Front-panel controls set as follows: PWR to on. CONT to LC L. MODE to any. BANDWIDTH to any. DIAL to FINE. BFO to FIX. AGC to FAST. RF GAIN to full cw. b. Connect clock A, set at 25 Hz, to J4-3 (clock A, count) and clock B, set at 25 Hz, to J4-5 (clock B, up/down).		
	c. Vary the phase of clock A and clock B, and measure the dc voltage at J2-48 (up/down).	Clock A leads clock B by 90; J2-48 = NMT +0.5 V dc. Clock A lags clock B by 90; J2-48 = NLT +3.0 V dc.	Check U6A, U4, and associated circuits.
6. Dial lock	a. Front-panel controls set as follows: PWR to on. CONT to LCL. MODE to any. BANDWIDTH to any. DIAL to LOCK. BFO to FIX. AGC to FAST. RF GAIN to full cw. b. Connect clock A, set at 25 Hz, to J4-3 (clock A, count) and clock B, set at 25 Hz to J4-5 (clock B, up/down).		
	c. Vary the phase of clock A and clock B, and measure the voltages at each rate output. J2-38 (rate 1) J2-37 (rate 2) J2-47 (rate 4) J2-49 (rate 8) J2-45 (rate 16) d. Set DIAL switch to FINE.	NMT 0.5 V de	Check U11C and associated circuits.
	e. Repeat step 4.c.	Same as step 4.c.	Same as step 4.c.

Table 1. Count/Store Assembly, Testing and Troubleshooting Procedures (Cont).

c. Set CONT switch to LCL. d. Measure input at U3-1, -2, and U4-1, -2. 8. Continuous/ single clock a. Front-panel controls set as follows: PWR to on. CONT to LCL MODE to any. BANDWIDTH to any. DIAL to FINE. BFO to FIX. AGC to FAST. RF GAIN to full cw. b. Connect clock A, set at 25 Hz, to J4-3 (clock A, count) and clock B, set at 25 Hz, to J4-5 (clock B, up/down). c. Measure the pulses at TP3. d. Remove clock A and block B inputs from J4-3 and J4-5. e. Measure the pulses at TP3 while applying a single clock A pulse at J4-3. f. Measure the rate 1 output at J2-38 while applying a single clock A pulse at J4-3. Should be two pulses generated as indicated in step 8c. f. Measure the rate 1 output at J2-38 while applying a single clock A pulse at J4-3. Should go momentarily to logic 1 (NLT +3 V dc) then return to logic 0. 9. Power off check PWR to on. CONT to LCL. MODE to any.	NORMAL IF INDICATION IS ABNORMAL	PROCEDURE
associated c. Set CONT switch to LCL. d. Measure input at U3-1, -2, and U4-1, -2. 8. Continuous/ single clock a. Front-panel controls set as follows: PWR to on. CONT to LCL MODE to any. BANDWIDTH to any. DIAL to FINE. BFO to FIX. ACC to FAST. RF GAIN to full cw. b. Connect clock A, set at 25 Hz, to J4-3 (clock A, count) and clock B, set at 25 Hz, to J4-5 (clock B, up/down). c. Measure the pulses at TP3. d. Remove clock A and block B inputs from J4-3 and J4-5. e. Measure the pulses at TP3 while applying a single clock A pulse at J4-3. f. Measure the rate 1 output at J2-38 while applying a single clock A pulse at J4-3. f. Measure the rate 1 output at J2-38 while applying a single clock A pulse at J4-3. f. Measure the rate 1 output at J2-38 while applying a single clock A pulse at J4-3. f. Measure the rate 1 output at J2-38 while applying a single clock A pulse at J4-3. f. Measure the rate 1 output at J2-38 while applying a single clock A pulse at J4-3. f. Measure the rate 1 output at J2-38 while applying a single clock A pulse at J4-3. f. Measure the rate 1 output at J2-38 while applying a single clock A pulse at J4-3. Should be two pulses generated as indicated in step 8.c. Same as te J4-3. Should promomentarily to logic 1 (NLT 48 V dc) then return to logic 0.		PWR to on. CONT to REM. MODE to any. BANDWIDTH to any. DIAL to FINE. BFO to FIX. AGC to FAST. RF GAIN to full cw.
8. Continuous/ single clock PWR to on. CONT to LCL MODE to any. BANDWIDTH to any. DIAL to FINE. BFO to FIX. AGC to FAST. RF GAIN to full cw. b. Connect clock A, set at 25 Hz, to J4-3 (clock A, count) and clock B, set at 25 Hz, to J4-5 (clock B, up/down). c. Measure the pulses at TP3. d. Remove clock A and block B inputs from J4-3 and J4-5. e. Measure the pulses at TP3 while applying a single clock A pulse at J4-3. f. Measure the rate 1 output at J2-38 while applying a single clock A pulse at J4-3. f. Measure the rate 1 output at J2-38 while applying a single clock A pulse at J4-3. a. Front-panel controls set as follows: PWR to on. CONT to LCL. MODE to any.	associated circuit.	
Single clock PWR to on. CONT to LCL MODE to any. BANDWIDTH to any. DIAL to FINE. BFO to FIX. AGC to FAST. RF GAIN to full cw. b. Connect clock A, set at 25 Hz, to J4-3 (clock A, count) and clock B, set at 25 Hz, to J4-5 (clock B, up/down). c. Measure the pulses at TP3. d. Remove clock A and block B inputs from J4-3 and J4-5. e. Measure the pulses at TP3 while applying a single clock A pulse at J4-3. f. Measure the rate 1 output at J2-38 while applying a single clock A pulse at J4-3. Should be two pulses generated as indicated in step 8.c. Should go momentarily to logic 1 (NLT 43 V dc) then return to logic 0. 9. Power off check PWR to on. CONT to LCL. MODE to any.	and U4-1, -2. NMT 0.5 V dc. Same as step 7.b.	d. Measure input at U3-1, -2, and U4-1, -2.
d. Remove clock A and block B inputs from J4-3 and J4-5. e. Measure the pulses at TP3 while applying a single clock A pulse at J4-3. f. Measure the rate 1 output at J2-38 while applying a single clock A pulse at J4-3. Should be two pulses generated as indicated in step 8.c. Should go momentarily to logic 1 (NLT +3 V dc) then return to logic 0. 9. Power off check PWR to on. CONT to LC L. MODE to any.	z, to J4-3 set at 25	PWR to on. CONT to LCL MODE to any. BANDWIDTH to any. DIAL to FINE. BFO to FIX. AGC to FAST. RF GAIN to full cw. b. Connect clock A, set at 25 Hz, to J4-3 (clock A, count) and clock B, set at 25
J4-3 and J4-5. e. Measure the pulses at TP3 while applying a single clock A pulse at J4-3. f. Measure the rate 1 output at J2-38 while applying a single clock A pulse at J4-3. Should be two pulses generated as indicated in step 8.c. Should go momentarily to logic 1 (NLT +3 V dc) then return to logic 0. 9. Power off check PWR to on. CONT to LCL. MODE to any.	width, 100 to 120 µs okay, check U5B and	c. Measure the pulses at TP3.
applying a single clock A pulse at J4-3. f. Measure the rate 1 output at J2-38 while applying a single clock A pulse at J4-3. Same as te tarily to logic 1 (NLT +3 V dc) then return to logic 0. 9. Power off check PWR to on. CONT to LCL. MODE to any.	inputs from	
while applying a single clock A pulse at J4-3. 1. (NLT +3 V dc) then return to logic 0. 2. Power off check PWR to on. CONT to LC L. MODE to any.	se at J4-3. generated as indi-	
check PWR to on. CONT to LC L. MODE to any.	tarily to logic 1 (NLT +3 V dc) then	while applying a single clock A pulse at
DIAL to FINE. BFO to FIX. AGC to FAST. (Cont) RF GAIN to full cw.	follows:	check PWR to on. CONT to LC L. MODE to any. BANDWIDTH to any. DIAL to FINE. BFO to FIX. AGC to FAST.

Table 1. Count/Store Assembly, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
9. (Cont)	b. Measure dc voltage at J2-34 (clock inhibit) while momentarily setting PWR switch off and returning it on.	Goes to logic 0 (NMT 0.5 V dc) for 2 to 20 seconds after power is restored, then switches to logic 1 (NLT +3.0 V dc).	Check U12 and associated circuit.
10. Test complete	 a. Set PWR switch off. b. Disconnect external power from rear panel. c. Remove test equipment from J4 and reconnect P13 to count/store assembly J4. d. Reinstall top cover of unit. 	,	

Table 2. Optical Tuning Switch Assembly, Testing Procedures.

TEST	PROCEDURE	Worker	
1631	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
1. Setup	a. Remove top and bottom cover of unit containing the optical tuning switch assembly to be tested.		If any abnormal indications occur in the optical tuning switch assembly, return it to the factory for repair.
	b. Disconnect P13 that connects count/ store assembly J4 to optical tuning switch assembly.		
	Note		
	Upon completion of optical tuning switch assembly testing reconnect P13 and J4.		
	c. Connect the test jig shown below to P13.		
	Note		
	It is not necessary to apply power to the unit.		·
	+5 V DC	,	t.
	GROUND 5 SMATES WITH P13 SMITH		
2. Static state	With power applied check static state outputs of A and B.	Logic 1 or logic 0 are acceptable.	4,000
		Logic 1 = NLT +3 V dc. Logic 0 = NMT 0.5 V dc.	
3. TUNING knob rotation	a. Connect a dual-trace oscilloscope to test jig: A to input A and trigger t, and B to input B.		
(Cont)	b. Note waveforms when rotating TUNING knob in a clockwise direction.	Waveform A lags Waveform B by 90 ±20 degrees.	

Table 2. Optical Tuning Switch Assembly, Testing Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
3. (Cont)	c. Note waveforms when rotating TUNING knob in a counterclockwise direction.	Waveform A leads waveform B by 90 ±20 degrees.	
4. Test complete	 a. Remove test equipment from P13 and reconnect P13 to count/store assembly J4. b. Reinstall top cover of unit. 	· ·	

4. REPAIR

Repair of the count/store assembly is accomplished using standard maintenance and planar card repair procedures. Refer to the maintenance section of this instruction book for planar card repair procedures.

Field repair of the optical tuning switch assembly is not recommended. If it fails, return it to the factory for service.

5. PARTS LIST/DIAGRAMS

This paragraph assists in identification, requisition, and issuance of parts and in maintenance of the equipment. A parts location illustration, schematic diagram, parts list tabulation, and modification history are included in the schematic diagram (figure 4). The parts location illustration is a design engineering drawing that shows exact component placement on the circuit cards.

Use the reference designator indicated on the schematic and parts location diagram to locate part in


the parts list tabulation. The Collins part number and description are listed for each reference designator.

Modifications are identified by an alphanumeric identifier assigned to each design change. These identifiers are referenced in the DESCRIPTION column of the parts list in parentheses and on the schematic diagram inside an arrow that points to the change. Each change relates to the revision identifier (REV) stamped on the circuit card/subassembly and is listed in the EFFECTIVITY column of the modification history.

A schematic diagram only (no parts list) is given for the optical tuning switch assembly (figure 5).


Listed below are the circuit cards/subassemblies with the latest effectivity covered by these instructions.

CIRCUIT CARD/ SUBASSEMBLY	COLLINS PART NUMBER	LATEST EFFECTIVITY
Count/store assembly	638-6063-001	REV A
Optical tuning switch assembly	610-2150-001	REV —




instructions 523-0769218

INTEGRATED CIRCUIT FAULTBYC	CIRCUIT	CIRCUIT	CIRCUIT	Ξ	CIRCUIT F	INTEGRATED CIRCUIT F4001BPC	_	INTEGRATED CIRCUIT F4024BPC	Ť	RESISTOR, FXD CMPSN, 1.5K, 10%, 1/4W	RESISTOR, FXD CMPSN, 22K, 10%, 1/4H	, 10 0,	CMPSN, 47K, 10%,	, 10K, 10%, 1/4H	FXD CMPSN, 0.47MEGO, 10%,	CMPSN, 0.10MEGO,	FXD FILM, 301K, 1%, 1	FXD FILM, 154K, 1%, 1	FXD CHPSN, 0.27MEGO, 10%,	FXD CMPSN, 0.47MEGO, 10%,	FXD CMPSN, 47 OHMS, 10%, 1	CMPSN, 0.47MEGO,	CMPSN, 22K, 10%, 1/		1222A	CER DIEL, 0.01UF, 1	ELCTLT, 68UF, 10%, 20V	,FXD CER DIEL, 0.1UF, 1	ELCTLT, 1UF, 10%,	FXD ELCTLT, 22UF, 10X, 15V	CER DIEL, 0.1UF, 10%, 1	MICA DIEL, 4700PF, 5%,	CER DIEL,	CED DIEL 220DE 107	FXD CFD DTFL A7PF 102	FXD CER DIFL . 0.0471F. 107.	FXD CED DIFL D 111F. 107.	ELCTLT, 1UF, 10%, 5	FXD ELCTLT, 22UF, 10%, 15V	CER DIEL, 0.047UF, 10	CAPACITOR, FXD CER DIEL, 22PF, 10%, 200V	SEMICOND DEVICE IN4454	DRE ASSE
351-8159-340	351-8159-320	351-8159-100	351-8159-320	351-8159-340	351-8159-110	351-8159-320	351-8386-010	351-6159-100	351-8159-360	745-0755-000	745-0797-000	745-0785-000	745-0809-000	745-0785-000	745-0845-000	745-0821-000	705-1115-000	705-1101-000	745-0836-000	745-0645-000	745-0701-000	745-0845-000	0797-	745-0857-000	352-0661-020	913-5019-200	184-9086-580	913-5019-440	184-9087-430	184-9086-310	913-5019-440	912-3366-000	913-5019-200	017-4000-000	017-6003-000	013-6016-600	91.3-5019-640	184-9087-430	184-9086-310	913-5019-400	913-5019-050	353-3644-010	638-6063-001



Count/Store Assembly, Schematic Diagram Figure 4 (Sheet 3)



(1) UNLESS OTHERWISE SPECIFIED, RESISTANCE VALLES ARE IN CHAS AND CAPACITANCE VALLES ARE IN MICROFARAGS.

(2) VALUE SELECTED IN FINAL TEST.
(3) FIELD REPAIR OF OPTICAL TUNING SWITCH ASSENBLY IS NOT RECOMENDED.

Optical Tuning Switch Assembly, Schematic Diagram Figure 5

17/18